Inside the IOActive Silicon Lab: Reading CMOS layout February 24, 2016July 19, 2017 by Cesar Cesar No comments yet By Andrew ZonenbergĀ @azonenberg Post navigation Citadel 0.0.1.1 (Atmos)Radare 0.10.1